◆ Internally synchronized output buffer enable eliminates the. synchronous SRAMS. They are designed to eliminate dead bus. Zero Bus Turnaround. ◆ Three chip enables for simple depth expansion. ◆ 4-word burst capability (interleaved or linear).
eBay